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Tradeoffs in Design of Low-Power Gated-Oscillator 
CDR Circuits 
 
Armin Tajalli, Paul Muller, and Yusuf Leblebici 
 
Abstract- This article describes some techniques for implementing low-power clock and 
data recovery (CDR) circuits based on gated-oscillator (GO) topology for short distance 
applications. Here, the main tradeoffs in design of a high performance and power-efficient 
GO CDR are studied and based on that a top-down design methodology is introduced such 
that the jitter tolerance (JTOL) and frequency tolerance (FTOL) requirements of the 
system are simultaneously satisfied. A test chip has been implemented in standard digital 
0.18 μm CMOS while the proposed CDR circuit consumes only 10.5 mW and occupies 
0.045 mm2 silicon area in 2.5 Gbps data bit rate. Measurement results show a good 
agreement to analyses proofs the capabilities of the proposed approach for implementing 
low-power GO CDRs. 
 
Key Words – CMOS analog integrated circuits, clock and data recovery circuit, gated-
oscillator CDR, power-aware design, chip-to-chip interconnection. 
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1 INTRODUCTION 
Multi-channel data transceivers offer a very good solution for increasing the total data 
communication speed [1]-[4]. Meanwhile, using optical links can help more to prepare a 
reliable and high speed environment for data transmission [5]. Optical links can provide 
also a robust medium against electro-magnetic coupling in short-haul applications [6]. 
Integrated serial data transceivers with very low power consumption are key components 
for implementing high performance and low cost multi-channel serial data transceivers 
(Fig. 1(a)). Meanwhile, cost efficiency and high level of integration offered by CMOS 
technology has made this technology a good candidate for implementing multi-channel 
transceivers. However, the power consumption is generally in conflict with the system 
performance. This trade-off makes low power circuit design for this application very 
challenging. 
Figure 1 shows the conceptual block diagram of the proposed serial data receiver [5]. In 
the proposed topology, an integrated photo-detector (PD) converts the optical signal to 
electrical current [5], [7]. This electrical signal is then amplified by transimpedance and 
limiting amplifiers (TIA and LA) [5]-[8] and then retimed by the CDR block [9], [10]. 
Clock and data recovery (CDR) circuits play a very important role in serial receivers and 
the general performance of the system is directly related to the performance of this 
building block [5]. This article studies the existing tradeoffs in design of low-power gated-
oscillator (GO) -based CDRs. As will be shown later, the main performance parameters of 
this kind of CDR like jitter generation (JG), jitter tolerance (JTOL), and frequency 
tolerance (FTOL), are directly related to the power dissipation of the circuit. Therefore, a 
careful design methodology is required to implement a power-efficient GO CDR. 
Combined with the already demonstrated pure silicon based photo-detection and 
amplification front-end [6]-[8], the goal is to realize a completely integrated multi-channel 
receiver.  
In this work, to implement a low power CDR, the GO topology has been selected. 
Because of their simple topology, GO CDRs are well suited for low-power and small-area 
applications [11]-[14]. In this type of CDRs, retiming can take place very quickly. Hence, 
they have been widely used in burst-mode applications [11].  This topology is also suitable 
for high frequency applications. Using advanced technologies, some very high frequency 
GO-based CDRS has been reported in literature [11], and [13]. In [13], using shunt-
peaking and capacitive coupling technique, a 10 Gbps CDR has been designed in 0.13 µm 
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CMOS technology. On the other hand, [11] uses the half rate ring oscillator to operate in 
10 Gbps data rate in 0.15 µm CMOS technology. Unlike the already published reports, 
this paper proposes a structural methodology for implementing low-power GO CDRs. 
This approach is mainly based on investigating the basic properties of GO CDRs.  
In short distance data receivers, JTOL and FTOL of the CDR are the two main design 
parameters that can affect the performance of the system. While GO CDRs are sensitive to 
any frequency offset between received data and sampling clock, they show relatively good 
JTOL performance [15]. In this paper, FTOL and JTOL in GO CDRs and their 
dependence on power consumption will be analyzed. 
 
JTOL and FTOL of the proposed CDR will be analyzed in Section 2. Section 3 
describes how the restrictions that are imposed by FTOL and JTOL can lead us to 
implement a low power circuit. Measurement results will be shown in Sections 4. 
 
 
2 GATED-OSCILLATOR-BASED CDR SPECIFICATIONS 
2.1. Clock Recovery 
In a GO CDR, the sampling clock is produced by a ring oscillator. As depicted in Fig. 
2(a), an edge detector keeps this clock synchronous with the received data. The edge 
detector block produces a retiming signal at each data transition [14], [16]. The clock 
generator can be a current controlled ring oscillator (CCO) whose phase is controlled by 
the edge detector. Shown in Fig. 2(b), at each receiving data edge the edge detector 
generates a synchronization signal (EDET) applied directly to the CCO. This signal 
prevents the CCO from oscillation and freezes the output clock (Ckout) to HIGH level via 
the first stage of the ring oscillator. At the rising edge of EDET, the oscillator releases and 
goes back to its free oscillation mode in a frequency determined by the controlling current  
and in phase with the last received data edge. Sampling the delayed data (DDin) instead of 
input data (Din) in the proposed topology eliminates the delay introduced by the delay line. 
This sampling scheme can also reduce the effect of delay-line jitter (which contains almost 
the same jitter as EDET) instead of Din. Meanwhile, parasitic delays due to the XNOR 
gate or the delay mismatch between two inputs of the NAND gate in the oscillator should 
be compensated by proper dummy gates (as briefly shown in Fig. 2(a)). In this way, 
synchronization between clock and data can take place within only a few transitions of the 
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input data. However, this fast synchronization will take place at the expense of poor jitter 
transfer (JTRAN) characteristics. Indeed, any jitter on received data or delay-line will be 
transferred to the output without any attenuation. Since the JTRAN requirement is not the 
first priority in short-haul applications, the GO topology can be applied in this case. 
As shown in Fig. 3, a phase-locked loop (PLL) generates a local high frequency clock 
(HFCK) from a reference input clock (LFCK) while HFCK is exactly equal to the baud 
rate of the received data. The proposed PLL uses an oscillator matched to the oscillator 
used in the proposed GO CDR. In multi-channel applications, this PLL can generate the 
controlling signal for all the CDRs. In this case, to have a better matching between each 
channel and PLL, current controlled oscillators (CCO) are used instead of voltage 
controlled oscillators (VCO). To tolerate any frequency mismatch between CDR and PLL, 
it is desirable to design the proposed CDR with a high frequency tolerance to avoid any 
incorrect sampling due. 
In the following, the performance of a GO CDR in presence of frequency offset and also 
input jitter will be analyzed to explore the main limitations for reducing the power 
dissipation of this circuit. 
 
2.2. Frequency Offset  
Since in a GO CDR, the oscillation frequency of the CCO is not controlled directly 
through a phase-locked loop (PLL), a frequency difference can exist between the GO CDR 
and the incoming data stream. The frequency tolerance (FTOL), is defined as the 
maximum frequency difference at which the BER remains lower than a specified value 
(usually, 1210−<BER ) [5]. For correct sampling in ideal conditions, when there is no jitter on 
data or clock, the frequency error must be smaller than nfffck 200 <−  ( πω 200 =f  is the 
nominal data frequency, ckck Tf 1=  is the oscillator frequency, and n  indicates the number 
of consecutive identical digits (CID)). Using 8B10B coding, CID would be limited to five, 
i.e., 5≤n  [5]. Hence, based on (2): FTOL<10%. However, in practice FTOL is less than 
this value mainly because of existing jitter on the sampling clock or on the input data. 
While the jitter on the received data is not under control, it is possible to reduce the 
sampling clock jitter by a careful circuit design. Figure 4(a) depicts how the jitter on 
sampling clock or data can reduce the FTOL. Figure 4(b) shows the achievable FTOL 
based on behavioral modeling in presence of random jitter on received data and recovered 
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clock [15], [17]. As can be seen, an increase in clock jitter will result in FTOL 
degradation. Here, deterministic jitter (DJ) has been also included on the received data to 
model more accurately the practical condition [16], [17]. Based on this approach, to have 
an acceptable frequency tolerance, jitter generation in the oscillator must be very small. 
The main source of jitter on sampling clock in this configuration is the accumulated jitter 
during free running of gated oscillator. The accumulated jitter increases with free running 
time interval of oscillator and can be expressed as [18],[19]: 
Tck Δ= κσ                                                           (1) 
in which 
ckσ indicates the rms (root mean square) jitter value on clock accumulated during 
the time interval of TΔ , and κ is a proportionality factor depends on topology and also 
power consumption of the delay stages in ring oscillator and also technology parameters 
[18], [19]. In a GO CDR, TΔ  depends on the number of CIDs [15]. Therefore, according 
to Fig. 4(b) and using (1), it is possible to estimate the maximum acceptable κ  to have the 
desired FTOL. In the next step, this criterion can be translated into circuit parameters such 
as biasing conditions and hence the size of devices in each delay cell. As will be shown 
later, this criteria is one of the main criteria that prevent further lowering the power 
dissipation of the proposed CDR. As depicted in Fig. 5, the approach proposes a simple 
methodology for designing a power efficient GO CDR. Based on this approach, the main 
limitations on oscillator jitter dictated by FTOL and JTOL can be used to determine the 
general circuit specifications such as power consumption. Regarding frequency of 
operation, then it is possible to determine the detailed circuit parameters such as biasing 
conditions and the size of transistors.  
 
2.3. Jitter Tolerance 
Jitter tolerance (JTOL) is a measure of CDR capability in tolerating the input jitter. 
JTOL is usually tested by adding a sinusoidal jitter (SJ) at given frequency range to the 
data stream which already includes the deterministic (DJ) and random jitter (RJ) 
components added in the channel [17]. The maximum jitter amplitude, which is a function 
of jitter frequency at which the CDR still operates at a given BER, is called jitter tolerance 
[5]. Simulation or analysis of the JTOL for a non-linear system like GO CDR is very 
complex. A behavioral modeling approach can be applied to find the maximum acceptable 
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sampling clock jitter. Then, according to Fig. 5 this requirement can be translated into 
circuit parameters. 
Based on the approach previously shown by the authors, it is possible to calculate the 
JTOL in a GO CDR based on variations on data period [15][16]. As shown in Fig. 6(a), 
the sampling clock should remain within the eye opening of the received data. In presence 
of sinusoidal jitter and according (2) and considering Fig. 6(a), it can be shown that the 
maximum input tolerable jitter amplitude is: 
.)3(0 jppUI πωω=                                                       (2) 
in which, 
ppUI is the maximum tolerable jitter amplitude (peak-to-peak), ( 0ω is the nominal 
data rate and jω is the frequency of the sinusoidal jitter) [15]. Ignoring the channel jitter, 
this expression indicates a worst case approximation for JTOL in a GO topology since it is 
assumed that data period always has its lowest (or highest) possible value. It can be shown 
that in a more general case when there are n consecutive identical digits [as shown in Fig. 
4(a)], the data edge must be within the time interval of: 2)12(2)12( 00 TnTTn data ⋅+<<⋅− , and 
JTOL can be approximated by: 
j
pp n
UI ω
ω
π
0
)12(
1 ⋅+≈
                                                        (3) 
It is also possible to use the jitter transfer (JTRAN) function of a CDR to calculate 
approximately the JTOL [9]. Based on this approach, the condition to avoid incorrect 
sampling [5] is: 
||5.0|| ininout φφφ ≤−                                                       (4) 
or approximately: 
 )](1[5.0)( sJTRANsJTOL −≤                                                (5) 
In a GO CDR, the JTRAN can be approximated by a delay of 220 oscTT = , or (Tosc is the 
period of oscillator): 
2/0)( sTesJTRAN −≈                                                        (6) 
where 00 2 ωπ=T  is the nominal data period. Therefore, 
)4sin(8
1
|1|
5.0|)(|
0
20 Te
jJTOL
j
Tjj j ωω ω ×=−= −
                                (7) 
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This expression is acceptable as long as JTRAN can be approximated by (6).  
Fig. 6(b) compares the JTOL calculated in (3) (based on data period variation), and (7) 
(based on JTRAN), with respect to the JTOL mask [21]. As can be seen in this figure as 
long as channel jitter is negligible, there is a good agreement between (3) and behavioral 
modeling results.  
To have a more practical estimation for JTOL, the channel jitter must be also included 
in calculations [17][20]. Channel jitter generally includes both types of random (RJ) and 
deterministic jitter (DJ) with Gaussian and uniform distribution, respectively [17], [22].  If 
there is no jitter on sampling clock, then BER can be calculated as [15]: 
∫∫ +∞
∞−
⋅+⋅=
23
2
0
0
)()(
T
d
T
d dPdPBER ττττ                                             (8) 
in which )(⋅dP indicates the probability of data transition in specified time. Assuming the 
impulse model for DJ instead of uniform distribution [23], jitter tolerance can be 
expressed by: 
j
ppUI ω
ω
π
η 0
(min) ⋅<                                                           (9) 
in which η depends on the specifications of different types of jitter as: 
00 222)12(
11
TTTn RJpp λσ
η −−±−=
                                (10) 
In Fig. 6(b) the JTOL estimated by (9) is compared to the behavioral modeling results 
which are in very good agreement. This figure shows the simulation results for different 
CID values. As expected, in low jitter frequencies JTOL is reduced by increasing the 
CIDs. However, when the jitter frequency is increased, JTOL will be reduced by reducing 
the CID number. The reason is that in high jitter frequencies, when there is a long 
sequence of consecutive identical bits, the jitter effect is diminished before the next 
sampling clock edge arrives. As can be seen in Fig. 6(b), due to the high bandwidth of an 
ideal GO CDR, this topology shows a very good JTOL performance beyond the minimum 
requirements. 
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2.4. Frequency of Operation  
The next important parameter that imposes a lower limit on power consumption is 
frequency of operation. The heart of a GO CDR is a ring oscillator that its frequency of 
operation is directly proportional to its power dissipation. As the frequency of operation in 
this work is very high, an SCL (source-coupled logic) topology can be a good choice for 
implementing the delay cells in the proposed ring oscillator (Fig. 7). In this case, the 
oscillation frequency would be [5]: 
L
osc N
f τ
α
π ⋅⋅= 22
1                                                   (11) 
in which, N is the number of delay cells applied in the ring oscillator, τL is the time 
constant at the output of the SCL delay cell, and α is used to take into account the 
nonlinearity effects. The time constant at the output node of an SCL gate is proportional to 
the load specifications as: 
L
SS
sw
LLL CI
VCR ⋅==τ                                                      (12) 
here, Vsw and ISS are the voltage swing at the output of each gate and ISS is the tail bias 
current. As shown in Fig. 7, the voltage swing at the output of the SCL gate can be 
controlled by a replica bias circuit [9]. Regarding (11) and (12), it can be simply shown 
that the oscillation frequency is proportional to the ISS. Figure 8 shows the normalized 
oscillation frequency versus the tail bias current ISS.  
 
In the next section, the criteria that explored in this part will be utilized to design a 
power efficient GO-based CDR.  
 
 
3 CIRCUIT IMPLEMENTATION BASED ON SYSTEM REQUIREMENTS 
As illustrated in Section 2, JTOL, FTOL, and frequency of operation are imposing some 
restriction on design of GO CDRs. To keep the jitter on sampling clock below an 
acceptable level which is imposed by JTOL and FTOL, careful circuit design techniques is 
required. In the following, the techniques for implementing a power-efficient CDR circuit 
will be explained.  
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3.1. Ring Oscillator Design 
Frequency stability and timing jitter are the two most important specifications of the 
oscillator in a GO topology. Timing jitter of ring oscillators, or its frequency domain 
analogy, phase noise, has been extensively studied in [18], and [19]. As indicated in 
Section 2, sampling clock jitter can be described by (1). This equation can also be used to 
present a good estimation for jitter-power consumption tradeoff in a differential ring 
oscillator. Figure 8 illustrated the achievable κ value versus tail bias current ISS. Therefore, 
(1) can help us to determine the minimum achievable power dissipation and satisfying the 
system jitter requirements. The κ value in this figure is estimated based on [18]. The tail 
current of delay stages in delay line or ring oscillator can be chosen based on (1) and Fig. 
8. For the proposed work it has been chosen as ISS=200μA. This figure also compares with 
the estimated κ value derived in [18] and [19] for the proposed differential ring oscillator. 
 
 
3.2. Design of GO CDR 
Based on the topology shown in Fig. 2(a), the proposed CDR circuit has been 
implemented in standard 0.18µm digital CMOS technology. A PLL with a high order loop 
filter is utilized to suppress the ripples on controlling signal and thus have a very little 
jitter generation. 
To achieve a good matching and balance, all the delay cells in delay line and the ring 
oscillator are built with identical SCL-based two-input multiplexer (MUX) gates 
optimized for this application (shown in Fig. 7) [10]. The minimum acceptable bias 
current for the delay cells has been chosen based on the maximum acceptable jitter on 
oscillator. This results in a low-power circuit while satisfying the system jitter 
requirements. 
 
 
3.3. Shared PLL 
Figure 9(a) shows the block diagram of the proposed PLL. A third order loop filter has 
been applied to attenuate the ripples on the control signal. A transconductor (gm) cell also 
converts the controlling voltage to current. Copies of this current will be applied to all 
CDRs to tune their oscillators on the desired frequency. In the proposed PLL, the parasitic 
pole introduced by the gm cell and parasitic capacitors at the transconductor output can 
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push the loop towards instability. To avoid this problem, it is possible to use this parasitic 
pole, i.e., gm / Cparasitic instead of 1/(R3C3) for filtering purposes [10]. 
Figure 9(b) shows the transfer characteristic of the proposed transconductor. The gm 
value of the proposed transconductor is low at low output currents and high at high output 
currents. This non-linear characteristic helps to achieve both a high current swing (to have 
a wide CCO tuning range) and also relatively constant CCO gain (KCCO) over process 
corners.  In slow corners where KVCO is low and higher control current is required to 
achieve the desired oscillation frequency, transconductance is high. For the same reason, 
transconductance must be low when the control current is low. So, regarding: 
VCOm
C
C
C
osc
C
osc
CCO KgI
V
V
f
I
fK ⋅=∂
∂×∂
∂=∂
∂=                                           (13) 
the CCO gain will remain almost insensitive to the process variation. 
Figure 9(c) shows the circuit schematic of the proposed transconductor. In this circuit, 
the input voltage (Vin) is converted to current by M1. When Vin is close to VSS, M1 is in 
triode region and hence the circuit transconductance is low compared to the case that M1 
is in saturation. When Vin approaches VDD, M1 moves toward saturation and hence the 
transconductance increases rapidly. This explains the I-V characteristic in Fig. 9(b) where 
for Vin close to VSS the output current is close to zero and then by increasing the Vin, the 
current approaches to IB. It is possible to change the switching point from triode to 
saturation region using VR. The circuit diagram of the frequency divider and the phase-
frequency detector (PFD) are shown in Fig. 10. 
 
 
4 MEASUREMENT RESULTS 
The proposed multi-channel CDR has been implemented in a digital 0.18 μm CMOS 
technology. Figure 11 shows the mask layout of the proposed CDR. The delay line and 
ring oscillator are placed at the middle of the layout while the biasing circuitry are place 
on two sides of the layout close to the related circuits. Wherever possible, decoupling and 
bypassing capacitors have been applied. As can be seen in Fig. 12, the measured free 
running oscillation frequency of CCO shows good matching to post-layout simulation 
results. Based on this plot, the oscillation frequency shows a low sensitivity to the supply 
voltage variation, thanks to an internal bias control circuit. The proposed bias circuit as 
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illustrated in Fig. 7, keeps the voltage swing at the output of SCL delay cells constant. 
Hence, based on (13) and (14), the oscillation frequency will remain unchanged. 
The eye diagram and bath tub curve shown in Fig. 13 are presenting a good horizontal 
eye opening. The eye closure in y-direction is mainly due to the bandwidth limitation of 
50 Ω I/O buffers. Using LeCroy SDA 6000 serial data analyzer, the effective jitter rms 
value on recovered data is measured as 4.1psrms.  
To estimate the frequency tolerance of the proposed CDR, the nominal frequency of the 
reference clock has been changed until incorrect sampling occurs. The measured FTOL is 
±3.5% which is slightly smaller than what was expected. Figure 14 shows the incorrect 
sampling can happen in presence of frequency error. In this plot, the first bit after a long 
consecutive identical bits (here 5 bits) has been sampled incorrectly. Meanwhile, at the 
nominal sampling frequency no bit error was detected for a 231-1 PRBS (pseudo random 
bit stream) input data.  
The measured power consumption was 10.5 mW while each channel operates in 2.5-
Gbps. The power consumption could be more reduced by removing the test blocks and 
extra buffers or biasing circuits have been used in each channel at the first implementation. 
Table I compares this design to the previous work.  As can be seen in this table, PLL-
based [25] on phase interpolator based [24] CDRs have larger area and normalized power 
consumption with respect to the GO CDRs [13]. The GO CDR reported in [26] shows a 
high normalized power dissipation mainly due to the flexible structure applied to operated 
in 1/5 data rate. As can be seen, the CDR reported in this work shows the lowest 
normalized power dissipation. 
 
 
5 CONCLUSION 
In this article, a structural methodology for implementation low-power GO CDRs has 
been presented. Based on the proposed approach, the power consumption in the circuit can 
be reduced as far as the main system requirements like the speed and jitter performances 
are satisfied. By proper choosing the biasing condition, it is also possible to control the 
sensitivity of the proposed topology to frequency offset. Implemented in a digital 0.18 μm 
CMOS technology, the power dissipation of the proposed gated-oscillator based CDR is 
10.5 mW occupying 0.045 mm2. 
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Figure 1. (a) Conceptual picture of multiple optical links, (b) block diagram of an integrated 
optical receiver 
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Figure 2. (a) Proposed GO CDR topology, (b) timing of operation 
 
 
 
Figure 3. Proposed 8-channel CDR topology which uses a shared-PLL for frequency tuning 
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(a) 
 
(b) 
 
Figure 4. (a) Incorrect sampling in presence of frequency offset and also jitter on sampling 
clock and received data, (b) simulated BER in different values of frequency error and jitter 
on sampling clock (input data specifications: RJ=0.015-UIrms, DJ=0.2-UIpp) 
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Figure 5. Proposed GO CDR top-down design methodology 
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(a) 
 
(b) 
Figure 6. (a) Data period in presence of SJ. (b) JTOL based on (9), (13), (19), and behavioral 
modeling in comparison to JTOL mask [18] when channel jitter is negligible (RJ=0.01-
UIrms, and without DJ) 
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(a) 
 
(b) 
Figure 7. (a) Delay cell and replica bias circuit, (b) four-stage ring oscillator applied in the 
GO CDR. In delay cells: VB=0 and Vsel=1 (else than the first delay cell in which Vsel = EDET) 
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Figure 8. Jitter – power and frequency – power trade off in a ring oscillator 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 23 / 23
 
(a) 
 
(b) 
 
(c) 
Figure 9. (a) Block diagram of the proposed PLL, (b) the transfer characteristics of the 
transconductor used in PLL loop, (c) proposed non-linear transconductor 
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(a) 
 
(b) 
Figure 10. Building blocks used in PLL: (a) frequency divider (divide by two) consists of two 
SCL-based latches, (b) phase frequency detector (PFD) 
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Figure 11. Proposed CDR mask layout (250µm × 180µm) 
 
 
 
Figure 12. Measured oscillator free running tuning characteristics in comparison to the 
simulation results 
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Figure 13. Eye diagram of the output recovered data and the bath tub curve at fclk=2.5 GHz 
 
 
 
 
Figure 14. Incorrect sampling due to the frequency error for 25-1 PRBS input random data 
stream 
 
Table 1: Comparison with the Previous Work (all in CMOS technology) 
 Year Tech Supply 
[V] 
Data Rate 
[Gbps] 
Normalized 
Power Diss. 
[mW/Gbps] 
Area 
[mm2] 
CDR Type 
[24] 2005 0.11 µm 1.5 10 22 0.35 Phase interpolator 
[25] 2001 0.18 µm 2.5 10 7.2 0.99 PLL 
[26] 2002 0.18 µm 1.8 5 18  GO 
[13] 2003 0.15 µm 1.5 10 5 0.02 GO 
This Work 2007 0.18 µm 1.8 2.5 4.2 0.05 GO 
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